

**REMARKS**

Claims 1-7 are pending in the application. Claims 1-7 stand rejected.

Claim 2 has been amended to clarify the claimed invention.

Claim 2 is been rejected under 35 U.S.C. § 112, second paragraph, as being indefinite. In view of the above mentioned clarification to claim 2, it is respectfully requested the rejection be withdrawn.

Claims 1-4 and 6-7 are rejected under 35 U.S.C. § 102(e) as being anticipated by Phillips et al. (U.S. 6,597,717) (Phillips) and claim 5 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Phillips in view of Katz et al. (U.S. 6,697,640) (Katz).

The Office Action appears to be equating estimating the interference component inflicted by another path upon a prescribed path of interest among multiple paths in applicant's claims with the correlation and noise estimation module 310 in Fig. 3 of the Phillips reference. The Office Action points to column 19 lines 60-61 to describe the error estimation feature and also to column 37 lines 9-25.

In Figs. 10A and 10B of Phillips, a DLL loop executes DLL control to cause the phase of despread code sequence to be synchronized with and track the phase of the spreading code on the transmitting side.

The DLL loop of Phillips includes a despreader 530, a chip phase error estimation unit 560, an amplifier 562, a DLL low pass filter 562, a DLL loop filter 564, a chip frequency NCO 565 and a PN code generator 580.

However the DLL loop of Phillips is similar to a prior art that is depicted in Fig. 13, however, the carrier phase error estimator 566 is not an element that constitutes the DLL loop,

but it is an element that controls the phase of the carrier. As a result, this carrier phase error estimator 566 has no relevance to applicant's claimed invention.

It is respectfully submitted that Phillips does not have an element corresponding to the interference-component estimation unit of the claimed invention.

Applicant's claimed invention includes:

an interference-component estimation unit for estimating an interference component inflicted by another path upon a prescribed path of interest among multiple paths; wherein said DLL circuit executes DLL control for causing the phase of the despreading code sequence on the receiving side to be synchronized with and track the phase of the spreading code on the transmitting side based upon a signal obtained by eliminating the interference component, which is inflicted from the other path, from a despread signal obtained by despreading a receive signal.

In contrast to the claimed invention, the DLL loop of Phillips is similar to the prior art depicted in Fig. 1b of the present application and the chip phase error estimation unit 560 corresponds to an adder 6b-4 of a DLL circuit 6b of the prior art.

As pointed out above the carrier phase error estimator 566 is an element that controls the phase of the carrier and is not an element that constitutes the DLL loop resulting in the carrier phase error estimator 566 having no relevance to applicant's claimed invention.

In addition, Phillips does not use a signal obtained by eliminating the interference component, which is inflicted from the other path, from a despread signal obtained by despreading a receive signal, so as to execute DLL control.

Because of the unique combination of features recited in applicant's claimed invention, various benefits are achieved as described in the specification. For example as described on page 33, line 14 through page 34, line 11.


For at least the foregoing reasons it is respectfully submitted applicant's claim 1 includes features neither found nor suggested in the cited reference. Claims 2-4 and 6-7, depending from claim 1, likewise include the distinguishing features in addition to the further features recited in each claim. These dependent claims should be allowed for at least the foregoing reasons and because of the further features.

Applicant's claim 5, depending from claim 1, likewise include the distinguishing features in addition to the further recited features. It is respectfully submitted Katz fails to recite these features and the combination of references would not make claim 5 obvious.

In view of the remarks set forth above, this application is in condition for allowance which action is respectfully requested. However, if the Examiner should consider this application not in condition for allowance, the Examiner is invited to telephone the undersigned attorney at the number below prior to issuing a further Action.

Any fee due with this paper may be charged to Deposit Account No. 50-1290.

Respectfully submitted,

  
Brian S. Myers  
Reg. No. 46,947

CUSTOMER NUMBER 026304  
Telephone: (212) 940-8703  
Fax: (212) 940-8986 or 8987  
Docket No.: 100807-16894 (FUSA 18.444)  
BSM:fd

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER: \_\_\_\_\_**

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**